

Frontier



<http://www.frontierd.com>

ATMRT Designer

Instructive demo

Case Study

```
#include <fxp.h>

void demo (
    const Fix<8,7> A[8],
    const Fix<8,7> B[8],
    Fix<8,7>& overall_result,
    Uint<4>& position)
{
    #pragma OUT overall_result position

    static Fix<8,7> result = 0;
    Fix<8,7> current_result = 0;
    Uint<4> max= "0b01111";

    for (Uint<4> i = 0; i < 8; i++)
    {
        Fix<8,7> product = A[i] * B[7-i];
        if (product > current_result)
        {
            current_result = -product;
            position = max+1;
        } // end if
        else
        {
            current_result = product<<2;
            position = max-1;
        } // end else
    } // end for
    result = result + current_result;
    overall_result = result;
}
```

Algorithm

- Two arrays are multiplied pair-wise using a loop
- On the product some conditional operations are performed.



Case Study

Initial architecture

The screenshot shows the 'Create Architecture' window with the following code:

```
// Datapath
instantiate("artd_library","inport","inport_1");
instantiate("artd_library","outport","outport_1");

instantiate("artd_library","alu","alu_1");

instantiate("artd_library","romctrl","romctrl_1");
instantiate("artd_library","acu","acu_1");
instantiate("artd_library","rom","rom_1");
instantiate("artd_library","ram","ram_1");

instantiate("artd_library","mult","mult_1");

// Multibranch Controller (ctrldelay = 3, jumpdelay
instantiate("artd_library","mbc_23","ctrl");
```

The block diagram to the right shows a central bus connecting the following components: INPORT, ROM, ALU, RAM, MULT, ACU, ROMCTRL, and OUTPUT.



Case Study

First run

The screenshot shows the 'Load View' window with a 'Summary' panel and a 'Schedule Operations Options' dialog box.

Summary:

- Init: 2 pot - 2 cycles
- Run: 16 pot - 79 cycles
- Registers: 13 fields - 80 bits
- Mux: 16 ports - 57 muxes
- Controller: 23 words

Schedule Operations Options:



- Scheduler Algorithm: Asap
- Unconstrained Folding:

The main window displays a 'Potential' graph (top) and a state transition diagram (bottom) for components: inport_1, output_1, alu_1, romctrl_1, acu_1, and mult_1. The state transition diagram is divided into 'Conditional operations' and 'Loop' sections. A blue circle highlights a specific region in the state transition diagram.

79 cycles


cycles ?
instructions ?





Case Study

Results



Summary	
Init	2 pot-2 cycles
Run	17 pot-53 cycles
Registers	13 fields - 73 bits
Mux	18 ports - 47 muxes
Controller	35 bits x 25 words



A|RT Designer Case Study - page 7



Case Study

Solution: algorithm change

```

#include <fxp.h>

void demo (
  const Fix<8,7> A[8],
  const Fix<8,7> B[8],
  Fix<8,7>& overall_result,
  UInt<4>& position)
{
  #pragma OUT overall_result position

  static Fix<8,7> result = 0;
  Fix<8,7> current_result = 0;
  UInt<4> max = "0b1111";
  UInt<4> tmp_pos;

  loopi: for (UInt<4> i = 0; i < 8; i++)
  {
    Fix<8,7> product = A[i] * B[7-i];
    ifproduct: if (product > current_result)
    {
      current_result = -product;
      incr: tmp_pos = max+i;
    } // end if
    else
    {
      current_result = product << 2;
      decr: tmp_pos = max-1;
    } // end else
  } // end for
  result = result + current_result;
  overall_result = result;
  position = tmp_pos;
}
    
```

A “temporary” variable is introduced, so that only at the end of the function there is a write to the output




A|RT Designer Case Study - page 8



Case Study

Results




Case Study

alternative: mbc_11 controller

```

// Multibranch Controller (ctrlldelay = 1, jumpdelay = 1)
//-----
instantiate("artd_library", "mbc_11", "ctrl1");
    
```



Overview

